Cache incoherency means that the cache is unaware that the DMA controller has placed new words in memory.

这意味著缓区无法辨别DMA控制是将新数据写入内。